module RISCArchitecture : sig
  type t
end

val reduce : RISC.RISCAssembly.t -> int